
Homework 4

(Due date: November 17th @ 5:30 pm)

Presentation and clarity are very important! Show your procedure!

PROBLEM 1 (15 PTS)

• Complete the timing diagram of the following circuit. $G = G_3G_2G_1G_0 = 1101$, $Q = Q_3Q_2Q_1Q_0$




PROBLEM 2 (20 PTS)


- Design a counter using a Finite State Machine (FSM): Counter features:
 - ✓ Count: **000**, 010, 100, 110, 001, 011, 101, 111, **000**, 010, 100, ...
 - \checkmark resetn: Asynchronous active-low input signal. It initializes the count to `000' .
 - ✓ Input *E*: Synchronous input that increases the count when it is set to `1'.
 - ✓ output *z*: It becomes `1' when the count is 111.
- Provide the State Diagram (any representation), State Table, and the Excitation Table. Is this a Mealy or a Moore machine? Why? (10 pts)
- Provide the excitation equations (simplify your circuit using K-maps or the Quine-McCluskey algorithm) (5 pts)
- Sketch the circuit. (5 pts)

PROBLEM 3 (30 PTS)


• Sequence detector: Provide the <u>State Diagram</u> (any representation) and the <u>Excitation Table</u> of a circuit with an input x and output z. The machine has to generate z = 1 when it detects the sequence 0110101. Right after the sequence is detected, the circuit looks for a new sequence. (10 pts).

The signal *E* is an input enable: It validates the input *x*, i.e., if E = 1, *x* is valid, otherwise *x* is not valid. The figure below illustrates the behavior for a certain input stream.






Complete the timing diagram of the following FSM. Is this a Mealy or a Moore machine? Why? (5 pts)




Provide the state diagram (in ASM form) and complete the timing diagram of the FSM whose VHDL description is listed . below. (15 pts)



PROBLEM 4 (20 PTS)

• Complete the following timing diagram (A and P are specified as hexadecimals) of the following Iterative unsigned multiplier. The circuit includes an FSM (in ASM form) and a datapath circuit.

Register (for P): *sclr*: synchronous clear. Here, if *sclr* = E = 1, the register contents are initialized to 0. Parallel access shift registers (for A and B): If E = 1: $s_l = 1 \rightarrow \text{Load}$, $s_l = 0 \rightarrow \text{Shift}$



PROBLEM 5 (15 PTS)

Attach a printout of your Project Status Report (no more than two pages, single-spaced, 2 columns). This report should contain the current status of the project. You <u>MUST</u> use the provided template (Final Project - Report Template.docx).